-- generated by newgenasym Mon Nov 01 15:49:01 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity RESISTOR is
    port (    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC);
end RESISTOR;
